The video covers behavioural design elements, a prime number detector using always block, and the syntax of a Verilog case statement. It also includes the Verilog modules for a prime number detector and bus selector, both using case statements.