The video continues with the bus selector module using case statement. It also discusses the prime number detector using an if-else statement. It also includes for, while, and repeat loop with examples. Furthermore, the video discusses the clock generation using always block and forever loop. The video concluded with a description of different net types, such as triand/wand and trior/wor, along with their Verilog modules and simulation results.