This video deals with simulation of Timing Controls. Verilog codes for Sequential Logic with procedural assignments: Parallel Flip-Flops, Shift register with zero delays, Shift registers with delayed clock in the second stage, Shift register with delays, Shift registers with delayed clocks, Shift registers with race conditions are simulated, for example.