This video deals with the synthesis of sequential logic circuits. The synthesis of don’t care conditions, level sensitive cyclic behavior, sequential logic with latches, continuous assignment statements, accidental latches, intentional latches, and for loop, are elaborated.