This lecture covers the transistor sizing for combinational circuits and CMOS inverter sizing to ensure near rail-rail levels.