This lecture covers NAND gate layout design considering INWE and process induced mechanical stress.